"An On-chip Interconnection QoS Verification Platform of Processor of Large ..."

Qinghua Li et al. (2015)

> Home

Details and statistics

DOI: 10.1007/978-3-662-46248-5_53

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icycsee/LiQDWG15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icycsee/LiQDWG15
Qinghua Li, Jilong Qin, Xu Ding, Endong Wang, Weifeng Gong:
An On-chip Interconnection QoS Verification Platform of Processor of Large Data for Architectural Modeling Analysis. ICYCSEE 2015: 439-447

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.