"A 40nm 33.6Tops/W 8T-SRAM Computing-in-Memory Macro with DAC-less ..."

He Zhang et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ICTA53157.2021.9661898

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icta3/ZhangL0FFBPLZ21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icta3/ZhangL0FFBPLZ21
He Zhang, Junzhan Liu, Kang Wang, Yunqian Fan, Shufeng Fu, Jinyu Bai, Biao Pan, Yongpan Liu, Weisheng Zhao:
A 40nm 33.6Tops/W 8T-SRAM Computing-in-Memory Macro with DAC-less Spike-Pulse-Truncation Input and ADC-less Charge-Reservoir-Integrate-Counter Output. ICTA 2021: 123-124

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.