"A 500 MS/s 6 bits delay line ADC with inherit sample & hold."

Ali H. Hassan et al. (2014)

Details and statistics

DOI: 10.1109/ICM.2014.7071815

access: closed

type: Conference or Workshop Paper

metadata version: 2020-04-03

a service of  Schloss Dagstuhl - Leibniz Center for Informatics