"A high-performance VLSI architecture for variable block size motion ..."

Hsin-Chou Chi, Han-Sheng Liu, Hsi-Che Tseng (2014)

> Home

Details and statistics

DOI: 10.1109/GCCE.2014.7031303

access: closed

type: Conference or Workshop Paper

metadata version: 2018-02-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/gcce/ChiLT14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/gcce/ChiLT14
Hsin-Chou Chi, Han-Sheng Liu, Hsi-Che Tseng:
A high-performance VLSI architecture for variable block size motion estimation. GCCE 2014: 123-124

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.