"A flexible DSP block to enhance FPGA arithmetic performance."

Hadi Parandeh-Afshar et al. (2009)

> Home

Details and statistics

DOI: 10.1109/FPT.2009.5377638

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpt/Parandeh-AfsharCABLI09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/Parandeh-AfsharCABLI09
Hadi Parandeh-Afshar, Alessandro Cevrero, Panagiotis Athanasopoulos, Philip Brisk, Yusuf Leblebici, Paolo Ienne:
A flexible DSP block to enhance FPGA arithmetic performance. FPT 2009: 70-77

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.