"Dynamically Scheduled High-level Synthesis."

Lana Josipovic, Radhika Ghosal, Paolo Ienne (2018)

> Home

Details and statistics

DOI: 10.1145/3174243.3174264

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/JosipovicGI18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/JosipovicGI18
Lana Josipovic, Radhika Ghosal, Paolo Ienne:
Dynamically Scheduled High-level Synthesis. FPGA 2018: 127-136

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.