"Architectural improvements for field programmable counter arrays: enabling ..."

Alessandro Cevrero et al. (2008)

> Home

Details and statistics

DOI: 10.1145/1344671.1344699

access: closed

type: Conference or Workshop Paper

metadata version: 2023-10-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/CevreroAPVBGLI08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/CevreroAPVBGLI08
Alessandro Cevrero, Panagiotis Athanasopoulos, Hadi Parandeh-Afshar, Ajay Kumar Verma, Philip Brisk, Frank K. Gürkaynak, Yusuf Leblebici, Paolo Ienne:
Architectural improvements for field programmable counter arrays: enabling efficient synthesis of fast compressor trees on FPGAs. FPGA 2008: 181-190

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.