"3D configuration caching for 2D FPGAs."

Alessandro Cevrero et al. (2009)

> Home

Details and statistics

DOI: 10.1145/1508128.1508205

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/CevreroAPBLIS09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/CevreroAPBLIS09
Alessandro Cevrero, Panagiotis Athanasopoulos, Hadi Parandeh-Afshar, Philip Brisk, Yusuf Leblebici, Paolo Ienne, Maurizio Skerlj:
3D configuration caching for 2D FPGAs. FPGA 2009: 286

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.