"A Multi-phase Clock Time-to-Digital Convertor Based on ISERDES Architecture."

Tian Xiang et al. (2014)

> Home

Details and statistics

DOI: 10.1109/FCCM.2014.22

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/fccm/XiangZJWCMLAB14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fccm/XiangZJWCMLAB14
Tian Xiang, Lei Zhao, Xi Jin, Tianqi Wang, Shaoping Chu, Cong Ma, Shubin Liu, Qi An, Xue Ben:
A Multi-phase Clock Time-to-Digital Convertor Based on ISERDES Architecture. FCCM 2014: 35

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.