"Low-voltage limitations of memory-rich nano-scale CMOS LSIs."

Kiyoo Itoh, Masashi Horiguchi, Masanao Yamaoka (2007)

Details and statistics

DOI: 10.1109/ESSCIRC.2007.4430250

access: closed

type: Conference or Workshop Paper

metadata version: 2022-07-07

a service of  Schloss Dagstuhl - Leibniz Center for Informatics