"Yield Estimation of VLSI Circuits with Downscaled Layouts."

Witold A. Pleskacz (1999)

Details and statistics

DOI: 10.1109/DFTVS.1999.802869

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics