"Area-efficient pipelining for FPGA-targeted high-level synthesis."

Ritchie Zhao et al. (2015)

Details and statistics

DOI: 10.1145/2744769.2744801

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-03

a service of  Schloss Dagstuhl - Leibniz Center for Informatics