"A thermally-aware performance analysis of vertically integrated (3-D) ..."

Gian Luca Loi et al. (2006)

> Home

Details and statistics

DOI: 10.1145/1146909.1147160

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/LoiASLSB06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LoiASLSB06
Gian Luca Loi, Banit Agrawal, Navin Srivastava, Sheng-Chih Lin, Timothy Sherwood, Kaustav Banerjee:
A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy. DAC 2006: 991-996

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.