"System-level synthesis of memory architecture for stream processing ..."

Glenn Leary, Weijia Che, Karam S. Chatha (2012)

> Home

Details and statistics

DOI: 10.1145/2228360.2228481

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/LearyCC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LearyCC12
Glenn Leary, Weijia Che, Karam S. Chatha:
System-level synthesis of memory architecture for stream processing sub-systems of a MPSoC. DAC 2012: 672-677

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.