"High-level synthesis for large bit-width multipliers on FPGAs: a case study."

Gang Quan et al. (2005)

Details and statistics

DOI: 10.1145/1084834.1084890

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

a service of  Schloss Dagstuhl - Leibniz Center for Informatics