"A 1.0 V 40mW 10b 100MS/s pipeline ADC in 90nm CMOS."

Hirotomo Ishii, Ken Tanabe, Tetsuya Iida (2005)

Details and statistics

DOI: 10.1109/CICC.2005.1568688

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics