"A programmable pre-cursor ISI equalization circuit for high-speed serial ..."

Bo Wang et al. (2009)

> Home

Details and statistics

DOI: 10.1109/CCECE.2009.5090320

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ccece/WangCLJK09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccece/WangCLJK09
Bo Wang, Dianyong Chen, Bangli Liang, Jinguang Jiang, Tad A. Kwasniewski:
A programmable pre-cursor ISI equalization circuit for high-speed serial link over highly lossy backplane channel. CCECE 2009: 1221-1226

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.