


default search action
"Using GALS architecture to reduce the impact of long wire delay on FPGA ..."
Xin Jia, Ranga Vemuri (2005)
- Xin Jia, Ranga Vemuri
:
Using GALS architecture to reduce the impact of long wire delay on FPGA performance. ASP-DAC 2005: 1260-1263

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.