"Design of a high performance FFT processor based on FPGA."

Chu Chao et al. (2005)

> Home

Details and statistics

DOI: 10.1145/1120725.1121070

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ChaoQYC05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ChaoQYC05
Chu Chao, Qin Zhang, Yingke Xie, Chengde Han:
Design of a high performance FFT processor based on FPGA. ASP-DAC 2005: 920-923

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.