"Timed Verification of Asynchronous Circuits."

Jesper B. Møller, Henrik Hulgaard, Henrik Reif Andersen (2002)

Details and statistics

DOI: 10.1007/3-540-36190-1_8

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics