Concurrency and Hardware Design 2002

Formal Models

Asynchronous Circuits

Embedded System Design

Timed Verification and Performance Analysis

a service of Schloss Dagstuhl - Leibniz Center for Informatics