Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMohamed Hassan 0002
Person information
- affiliation: McMaster University, Department of Electrical and Computer Engineering, Hamilton, ON, Canad
- affiliation: Intel Corporation, Intel PSG, Toronto, ON, Canada
- affiliation: University of Guelph, ON, Canada
- affiliation (PhD 2017): University of Waterloo, Waterloo, ON, Canada
Other persons with the same name
- Mohamed Hassan — disambiguation page
- Mohamed Hassan 0001
![[0000-0003-3729-4543]](https://dblp.uni-trier.de/img/orcid-mark.12x12.png "0000-0003-3729-4543")
(aka: Mohamed G. Hassan 0001) — University of Portsmouth, School of Energy and Electronic Engineering, UK (and 1 more) - Mohamed Hassan 0003 — University of Tübingen, Germany
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
[c23]Safin Bayes, Mohamed Hossam, Mohamed Hassan:
Shared Data Kills Real-Time Cache Analysis. How to Resurrect It? DATE 2024: 1-6- 2023
- [j11]Mohamed Hassan:
DISCO: Time-Compositional Cache Coherence for Multi-Core Real-Time Embedded Systems. IEEE Trans. Computers 72(4): 1163-1177 (2023) - [j10]Salah Hessien, Mohamed Hassan:
PISCOT: A Pipelined Split-Transaction COTS-Coherent Bus for Multi-Core Real-Time Systems. ACM Trans. Embed. Comput. Syst. 22(1): 16:1-16:27 (2023) - [c22]Shorouk Abdelhalim, Danesh Germchi, Mohamed Hossam, Rodolfo Pellizzoni, Mohamed Hassan:
A Tight Holistic Memory Latency Bound Through Coordinated Management of Memory Resources. ECRTS 2023: 17:1-17:25 - [c21]Asier Fernández de Lecea, Mohamed Hassan, Enrico Mezzetti, Jaume Abella, Francisco J. Cazorla:
Improving Timing-Related Guarantees for Main Memory in Multicore Critical Embedded Systems. RTSS 2023: 265-278 - [c20]Roger Pujol, Mohamed Hassan, Hamid Tabani, Jaume Abella, Francisco Javier Cazorla-Almeida:
Tracking Coherence-Related Contention Delays in Real-Time Multicore Systems. SAC 2023: 461-470 - [c19]Bailian Sun, Safin Bayes, Abdelrhman Mohamed Abotaleb, Mohamed Hassan:
The Case for tinyML in Healthcare: CNNs for Real-Time On-Edge Blood Pressure Estimation. SAC 2023: 629-638 - 2022
- [c18]Reza Mirosanlou, Mohamed Hassan, Rodolfo Pellizzoni:
Parallelism-Aware High-Performance Cache Coherence with Tight Latency Bounds. ECRTS 2022: 16:1-16:27 - [c17]Mohamed Hossam, Mohamed Hassan:
Predictably and Efficiently Integrating COTS Cache Coherence in Real-Time Systems. ECRTS 2022: 17:1-17:23 - [c16]Khaled Ahmed, Mohamed Hassan:
tinyCare: A tinyML-based Low-Cost Continuous Blood Pressure Estimation on the Extreme Edge. ICHI 2022: 264-275 - 2021
- [j9]Anirudh Mohan Kaushik, Mohamed Hassan, Hiren D. Patel:
Designing Predictable Cache Coherence Protocols for Multi-Core Real-Time Systems. IEEE Trans. Computers 70(12): 2098-2111 (2021) - [c15]Reza Mirosanlou, Mohamed Hassan, Rodolfo Pellizzoni:
Duetto: Latency Guarantees at Minimal Performance Cost. DATE 2021: 1136-1141 - [c14]Roger Pujol, Hamid Tabani, Jaume Abella, Mohamed Hassan, Francisco J. Cazorla:
Empirical Evidence for MPSoCs in Critical Systems: The Case of NXP's T2080 Cache Coherence. DATE 2021: 1162-1165 - [c13]Reza Mirosanlou, Mohamed Hassan, Rodolfo Pellizzoni:
DuoMC: Tight DRAM Latency Bounds with Shared Banks and Near-COTS Performance. MEMSYS 2021: 4:1-4:16 - 2020
- [j8]Reza Mirosanlou, Danlu Guo, Mohamed Hassan, Rodolfo Pellizzoni:
MCsim: An Extensible DRAM Memory Controller Simulator. IEEE Comput. Archit. Lett. 19(2): 105-109 (2020) - [j7]Mohamed Hassan:
Reduced latency DRAM for multi-core safety-critical real-time systems. Real Time Syst. 56(2): 171-206 (2020) - [c12]Mohamed Hassan:
Discriminative Coherence: Balancing Performance and Latency Bounds in Data-Sharing Multi-Core Real-Time Systems. ECRTS 2020: 16:1-16:24 - [c11]Mohamed Hassan, Rodolfo Pellizzoni:
Analysis of Memory-Contention in Heterogeneous COTS MPSoCs. ECRTS 2020: 23:1-23:24 - [c10]Reza Mirosanlou, Mohamed Hassan, Rodolfo Pellizzoni:
DRAMbulism: Balancing Performance and Predictability through Dynamic Pipelining. RTAS 2020: 82-94 - [c9]Salah Hessien, Mohamed Hassan:
The Best of All Worlds: Improving Predictability at the Performance of Conventional Coherence with No Protocol Modifications. RTSS 2020: 218-230
2010 – 2019
- 2019
- [c8]Mohamed Hassan:
Managing DRAM Interference in Mixed Criticality Embedded Systems. ICM 2019: 253-257 - [c7]Nivedita Sritharan, Anirudh M. Kaushik, Mohamed Hassan, Hiren D. Patel:
Enabling Predictable, Simultaneous and Coherent Data Sharing in Mixed Criticality Systems. RTSS 2019: 433-445 - 2018
- [j6]Mohamed Hassan:
Heterogeneous MPSoCs for Mixed-Criticality Systems: Challenges and Opportunities. IEEE Des. Test 35(4): 47-55 (2018) - [j5]Mohamed Hassan, Hiren D. Patel:
MCXplore: Automating the Validation Process of DRAM Memory Controller Designs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(5): 1050-1063 (2018) - [j4]Mohamed Hassan, Rodolfo Pellizzoni:
Bounding DRAM Interference in COTS Heterogeneous MPSoCs for Mixed Criticality Systems. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(11): 2323-2336 (2018) - [j3]Danlu Guo, Mohamed Hassan, Rodolfo Pellizzoni, Hiren D. Patel:
A Comparative Study of Predictable DRAM Controllers. ACM Trans. Embed. Comput. Syst. 17(2): 53:1-53:23 (2018) - [j2]Mohamed Hassan, Anirudh M. Kaushik, Hiren D. Patel:
Exposing Implementation Details of Embedded DRAM Memory Controllers through Latency-based Analysis. ACM Trans. Embed. Comput. Syst. 17(5): 90:1-90:25 (2018) - [c6]Mohamed Hassan:
On the Off-Chip Memory Latency of Real-Time Systems: Is DDR DRAM Really the Best Option? RTSS 2018: 495-505 - [i3]Mohamed Hassan:
On the Off-chip Memory Latency of Real-Time Systems: Is DDR DRAM Really the Best Option? CoRR abs/1810.07059 (2018) - 2017
- [b1]Mohamed Hassan:
Predictable Shared Memory Resources for Multi-Core Real-Time Systems. University of Waterloo, Ontario, Canada, 2017 - [j1]Mohamed Hassan, Hiren D. Patel, Rodolfo Pellizzoni:
PMC: A Requirement-Aware DRAM Controller for Multicore Mixed Criticality Systems. ACM Trans. Embed. Comput. Syst. 16(4): 100:1-100:28 (2017) - [c5]Mohamed Hassan, Anirudh M. Kaushik, Hiren D. Patel:
Predictable Cache Coherence for Multi-core Real-Time Systems. RTAS 2017: 235-246 - [i2]Mohamed Hassan:
Heterogeneous MPSoCs for Mixed Criticality Systems: Challenges and Opportunities. CoRR abs/1706.07429 (2017) - [i1]Nivedita Sritharan, Anirudh M. Kaushik, Mohamed Hassan, Hiren D. Patel:
HourGlass: Predictable Time-based Cache Coherence Protocol for Dual-Critical Multi-Core Systems. CoRR abs/1706.07568 (2017) - 2016
- [c4]Mohamed Hassan, Hiren D. Patel:
MCXplore: An automated framework for validating memory controller designs. DATE 2016: 1357-1362 - [c3]Mohamed Hassan, Hiren D. Patel:
Criticality- and Requirement-Aware Bus Arbitration for Multi-Core Mixed Criticality Systems. RTAS 2016: 73-83 - 2015
- [c2]Mohamed Hassan, Anirudh M. Kaushik, Hiren D. Patel:
Reverse-engineering embedded memory controllers through latency-based analysis. RTAS 2015: 297-306 - [c1]Mohamed Hassan, Hiren D. Patel, Rodolfo Pellizzoni:
A framework for scheduling DRAM memory accesses for multi-core mixed-time critical systems. RTAS 2015: 307-316
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-07-09 23:55 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
