Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

Hai Huang 0010

> Home > Persons

Person information

affiliation: University of Texas at Dallas, Texas Analog Center of Excellence, Richardson, TX, USA

Other persons with the same name

see FAQ

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2019
[j3]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/XuHCDZXGYC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/XuHCDZXGYC19
Hongda Xu, Hai Huang, Yongda Cai, Ling Du, Yuan Zhou, Benwei Xu, Datao Gong, Jingbo Ye, Yun Chiu:
A 78.5-dB SNDR Radiation- and Metastability-Tolerant Two-Step Split SAR ADC Operating Up to 75 MS/s With 24.9-mW Power Consumption in 65-nm CMOS. IEEE J. Solid State Circuits 54(2): 441-451 (2019)
2017
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/HuangDC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/HuangDC17
Hai Huang, Ling Du, Yun Chiu:
A 1.2-GS/s 8-bit Two-Step SAR ADC in 65-nm CMOS With Passive Residue Transfer. IEEE J. Solid State Circuits 52(6): 1551-1562 (2017)
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/HuangXEC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/HuangXEC17
Hai Huang, Hongda Xu, Brian Elies, Yun Chiu:
A Non-Interleaved 12-b 330-MS/s Pipelined-SAR ADC With PVT-Stabilized Dynamic Amplifier Achieving Sub-1-dB SNDR Variation. IEEE J. Solid State Circuits 52(12): 3235-3247 (2017)
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/HuangSEC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/HuangSEC17
Hai Huang, Sudipta Sarkar, Brian Elies, Yun Chiu:
28.4 A 12b 330MS/s pipelined-SAR ADC with PVT-stabilized dynamic amplifier achieving <1dB SNDR variation. ISSCC 2017: 472-473
2015
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/asscc/HuangDC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/HuangDC15
Hai Huang, Ling Du, Yun Chiu:
A 1.2-GS/s 8-bit two-step SAR ADC in 65-nm CMOS with passive residue transfer. A-SSCC 2015: 1-4

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.