default search action

combined dblp search
author search
venue search
publication search

ask others

Chuan-Jia Jhang

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2020 – today

see FAQ

What is the meaning of the colors in the publication lists?

2024
[j3]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/HsuWHKLJCCLLTHCCC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/HsuWHKLJCCLLTHCCC24
Hung-Hsi Hsu, Tai-Hao Wen, Wei-Hsing Huang, Win-San Khwa, Yun-Chen Lo, Chuan-Jia Jhang, Yu-Hsiang Chin, Yu-Chiao Chen, Chung-Chuan Lo, Ren-Shuo Liu, Kea-Tiong Tang, Chih-Cheng Hsieh, Yu-Der Chih, Tsung-Yung Jonathan Chang, Meng-Fan Chang:
A Nonvolatile AI-Edge Processor With SLC-MLC Hybrid ReRAM Compute-in-Memory Macro Using Current-Voltage-Hybrid Readout Scheme. IEEE J. Solid State Circuits 59(1): 116-127 (2024)
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsit/YouKWJLCCCLHLLH24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsit/YouKWJLCCCLHLLH24
De-Qi You, Win-San Khwa, Jui-Jen Wu, Chuan-Jia Jhang, Guan-Yi Lin, Po-Jung Chen, Ting-Chien Chiu, Fang-Yi Chen, Andrew Lee, Yu-Cheng Hung, Chung-Chuan Lo, Ren-Shuo Liu, Chih-Cheng Hsieh, Kea-Tiong Tang, Yu-Der Chih, Tsung-Yung Jonathan Chang, Meng-Fan Chang:
A 22nm Nonvolatile AI-Edge Processor with 21.4TFLOPS/W using 47.25Mb Lossless-Compressed-Computing STT-MRAM Near-Memory-Compute Macro. VLSI Technology and Circuits 2024: 1-2
2023
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/SuCLLLWCHRPJHCMLSCLWSLLHTC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SuCLLLWCHRPJHCMLSCLWSLLHTC23
Jian-Wei Su, Yen-Chi Chou, Ruhui Liu, Ta-Wei Liu, Pei-Jung Lu, Ping-Chun Wu, Yen-Lin Chung, Li-Yang Hong, Jin-Sheng Ren, Tianlong Pan, Chuan-Jia Jhang, Wei-Hsing Huang, Chih-Han Chien, Peng-I Mei, Sih-Han Li, Shyh-Shyuan Sheu, Shih-Chieh Chang, Wei-Chung Lo, Chih-I Wu, Xin Si, Chung-Chuan Lo, Ren-Shuo Liu, Chih-Cheng Hsieh, Kea-Tiong Tang, Meng-Fan Chang:
A 8-b-Precision 6T SRAM Computing-in-Memory Macro Using Segmented-Bitline Charge-Sharing Scheme for AI Edge Chips. IEEE J. Solid State Circuits 58(3): 877-892 (2023)
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/HuangWHKLJHCCLLTHCCC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/HuangWHKLJHCCLLTHCCC23
Wei-Hsing Huang, Tai-Hao Wen, Je-Min Hung, Win-San Khwa, Yun-Chen Lo, Chuan-Jia Jhang, Hung-Hsi Hsu, Yu-Hsiang Chin, Yu-Chiao Chen, Chuna-Chuan Lo, Ren-Shuo Liu, Kea-Tiong Tang, Chih-Cheng Hsieh, Yu-Der Chih, Tsung-Yung Jonathan Chang, Meng-Fan Chang:
A Nonvolatile Al-Edge Processor with 4MB SLC-MLC Hybrid-Mode ReRAM Compute-in-Memory Macro and 51.4-251TOPS/W. ISSCC 2023: 258-259
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/mwscas/HsuWWJYCC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/HsuWWJYCC23
Hung-Hsi Hsu, Tai-Hao Wen, Ping-Chun Wu, Chuan-Jia Jhang, De-Qi You, Ping-Cheng Chen, Meng-Fan Chang:
Challenges in Circuits of Nonvolatile Compute-In-Memory for Edge AI Chips. MWSCAS 2023: 98-102
2022
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/KhwaCJHLWCYLC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/KhwaCJHLWCYLC22
Win-San Khwa, Yen-Cheng Chiu, Chuan-Jia Jhang, Sheng-Po Huang, Chun-Ying Lee, Tai-Hao Wen, Fu-Chun Chang, Shao-Ming Yu, Tung-Yin Lee, Meng-Fan Chang:
A 40-nm, 2M-Cell, 8b-Precision, Hybrid SLC-MLC PCM Computing-in-Memory Macro with 20.5 - 65.0TOPS/W for Tiny-Al Edge Devices. ISSCC 2022: 1-3
2021
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/tcasI/JhangXHCC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/JhangXHCC21
Chuan-Jia Jhang, Cheng-Xin Xue, Je-Min Hung, Fu-Chun Chang, Meng-Fan Chang:
Challenges and Trends of SRAM-Based Computing-In-Memory for AI Edge Devices. IEEE Trans. Circuits Syst. I Regul. Pap. 68(5): 1773-1786 (2021)
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/XueHKHHCCLJSKLL21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/XueHKHHCCLJSKLL21
Cheng-Xin Xue, Je-Min Hung, Hui-Yao Kao, Yen-Hsiang Huang, Sheng-Po Huang, Fu-Chun Chang, Peng Chen, Ta-Wei Liu, Chuan-Jia Jhang, Chin-I Su, Win-San Khwa, Chung-Chuan Lo, Ren-Shuo Liu, Chih-Cheng Hsieh, Kea-Tiong Tang, Yu-Der Chih, Tsung-Yung Jonathan Chang, Meng-Fan Chang:
A 22nm 4Mb 8b-Precision ReRAM Computing-in-Memory Macro with 11.91 to 195.7TOPS/W for Tiny AI Edge Devices. ISSCC 2021: 245-247

Coauthor Index

see FAQ

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.