default search action

combined dblp search
author search
venue search
publication search

ask others

Hans Reyserhove

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2020 – today

see FAQ

What is the meaning of the colors in the publication lists?

2022
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/vr/0007GKR022
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vr/0007GKR022
Yu Feng, Nathan Goulding-Hotta, Asif Khan, Hans Reyserhove, Yuhao Zhu:
Real-Time Gaze Tracking with Event-Driven Eye Segmentation. VR 2022: 399-408
[i1]
- view
  - electronic edition @ arxiv.org (open access)
  - details & citations
- export record
  dblp key:
  - journals/corr/abs-2201-07367
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2201-07367
Yu Feng, Nathan Goulding-Hotta, Asif Khan, Hans Reyserhove, Yuhao Zhu:
Real-Time Gaze Tracking with Event-Driven Eye Segmentation. CoRR abs/2201.07367 (2022)

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2018
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/ReyserhoveD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ReyserhoveD18
Hans Reyserhove, Wim Dehaene:
Margin Elimination Through Timing Error Detection in a Near-Threshold Enabled 32-bit Microcontroller in 40-nm CMOS. IEEE J. Solid State Circuits 53(7): 2101-2113 (2018)
2017
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/ReyserhoveD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ReyserhoveD17
Hans Reyserhove, Wim Dehaene:
A Differential Transmission Gate Design Flow for Minimum Energy Sub-10-pJ/Cycle ARM Cortex-M0 MCUs. IEEE J. Solid State Circuits 52(7): 1904-1914 (2017)
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/esscirc/ReyserhoveD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/ReyserhoveD17
Hans Reyserhove, Wim Dehaene:
Design margin elimination in a near-threshold timing error masking-aware 32-bit ARM Cortex M0 in 40nm CMOS. ESSCIRC 2017: 155-158
2016
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/esscirc/ReyserhoveD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/ReyserhoveD16
Hans Reyserhove, Wim Dehaene:
A 16.07pJ/cycle 31MHz fully differential transmission gate logic ARM Cortex M0 core in 40nm CMOS. ESSCIRC 2016: 257-260
2014
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/asscc/ReyserhoveRD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/ReyserhoveRD14
Hans Reyserhove, Nele Reynders, Wim Dehaene:
Ultra-low voltage datapath blocks in 28nm UTBB FD-SOI. A-SSCC 2014: 49-52

Coauthor Index

see FAQ

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.