Hechen Wang

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Deepak Dasalukunte

> Home > Persons > Hechen Wang

Publications

2023
[j6]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/WangLDDLC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WangLDDLC23
Hechen Wang, Renzhi Liu, Richard Dorrance, Deepak Dasalukunte, Dan Lake, Brent R. Carlton:
A Charge Domain SRAM Compute-in-Memory Macro With C-2C Ladder-Based 8-Bit MAC Unit in 22-nm FinFET Process for Edge Inference. IEEE J. Solid State Circuits 58(4): 1037-1050 (2023)
[j5]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/DorranceDWLC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/DorranceDWLC23
Richard Dorrance, Deepak Dasalukunte, Hechen Wang, Renzhi Liu, Brent R. Carlton:
An Energy-Efficient Bayesian Neural Network Accelerator With CiM and a Time-Interleaved Hadamard Digital GRNG Using 22-nm FinFET. IEEE J. Solid State Circuits 58(10): 2826-2838 (2023)
2022
[c11]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsit/WangLDDLLCW22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsit/WangLDDLLCW22
Hechen Wang, Renzhi Liu, Richard Dorrance, Deepak Dasalukunte, Xiaosen Liu, Dan Lake, Brent R. Carlton, May Wu:
A 32.2 TOPS/W SRAM Compute-in-Memory Macro Employing a Linear 8-bit C-2C Ladder for Charge Domain Computation in 22nm for Edge Inference. VLSI Technology and Circuits 2022: 36-37

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.