José L. Núñez-Yáñez

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Atukem Nabina

> Home > Persons > José L. Núñez-Yáñez

Publications

2012
[j12]
- view
  authority control:
- export record
  dblp key:
  - journals/trets/NabinaN12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/NabinaN12
Atukem Nabina, José Luis Núñez-Yáñez:
Adaptive Voltage Scaling in a Dynamically Reconfigurable FPGA-Based Platform. ACM Trans. Reconfigurable Technol. Syst. 5(4): 20:1-20:22 (2012)
[j11]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/Nunez-YanezNHV12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/Nunez-YanezNHV12
José Luis Núñez-Yáñez, Atukem Nabina, Eddie Hung, George Vafiadis:
Cogeneration of Fast Motion Estimation Processors and Algorithms for Advanced Video Coding. IEEE Trans. Very Large Scale Integr. Syst. 20(3): 437-448 (2012)
[c25]
- view
  authority control:
- export record
  dblp key:
  - conf/ieeehpcs/Nunez-YanezBNH12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ieeehpcs/Nunez-YanezBNH12
José L. Núñez-Yáñez, Arash Beldachi, Atukem Nabina, Mohammad Hosseinabady:
Exploring dynamically reconfigurable multicore designs with NoRC designer. HPCS 2012: 254-260
2010
[c23]
- view
  authority control:
- export record
  dblp key:
  - conf/fpl/NabinaN10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/NabinaN10
Atukem Nabina, José L. Núñez-Yáñez:
Dynamic Reconfiguration Optimisation with Streaming Data Decompression. FPL 2010: 602-607
2009
[c20]
- view
  authority control:
- export record
  dblp key:
  - conf/IEEEcca/Nunez-YanezHNZ09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/IEEEcca/Nunez-YanezHNZ09
José L. Núñez-Yáñez, Mohammad Hosseinabady, Atukem Nabina, Izhar Zaidi:
Energy optimization in a Network-on-Chip with dynamically reconfigurable processing nodes. CCA/ISIC 2009: 308-313
2008
[c12]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/ZaidiNCN08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/ZaidiNCN08
Izhar Zaidi, Atukem Nabina, Cedric Nishan Canagarajah, José L. Núñez-Yáñez:
Power/Area Analysis of a FPGA-Based Open-Source Processor using Partial Dynamic Reconfiguration. DSD 2008: 592-598
[c10]
- view
  authority control:
- export record
  dblp key:
  - conf/fpl/ZaidiNCN08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/ZaidiNCN08
Izhar Zaidi, Atukem Nabina, Cedric Nishan Canagarajah, José L. Núñez-Yáñez:
Evaluating dynamic partial reconfiguration in the integer pipeline of a FPGA-based opensource processor. FPL 2008: 547-550

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.