Hyojun Kim

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Byungmin Kim

> Home > Persons > Hyojun Kim

Publications

2020
[j9]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/LeeLKKPJ20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LeeLKKPJ20
Jinhyung Lee, Kwangho Lee, Hyojun Kim, Byungmin Kim, Kwanseo Park, Deog-Kyoon Jeong:
A 0.1-pJ/b/dB 1.62-to-10.8-Gb/s Video Interface Receiver With Jointly Adaptive CTLE and DFE Using Biased Data-Level Reference. IEEE J. Solid State Circuits 55(8): 2186-2195 (2020)
2019
[j8]
- view
  authority control:
- export record
  dblp key:
  - journals/tcas/ChoiJCSKKJPKK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ChoiJCSKKJPKK19
Moon-Chul Choi, Deog-Kyoon Jeong, Sung-Yong Cho, Minkyo Shim, Byungmin Kim, Han-Gon Ko, Haram Ju, Kwanseo Park, Hyojun Kim, Kwandong Kim:
A 2.5-28 Gb/s Multi-Standard Transmitter With Two-Step Time-Multiplexing Driver. IEEE Trans. Circuits Syst. II Express Briefs 66-II(12): 1927-1931 (2019)
[c21]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsic/LeeLKKPJ19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/LeeLKKPJ19
Jinhyung Lee, Kwangho Lee, Hyojun Kim, Byungmin Kim, Kwanseo Park, Deog-Kyoon Jeong:
A 0.1pJ/b/dB 1.62-to-10.8Gb/s Video Interface Receiver with Fully Adaptive Equalization Using Un-Even Data Level. VLSI Circuits 2019: 198-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.