Olivier Héron

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Serge Pravossoudovitch

> Home > Persons > Olivier Héron

Publications

2006
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/et/GirardHPR06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/GirardHPR06
Patrick Girard, Olivier Héron, Serge Pravossoudovitch, Michel Renovell:
An Efficient BIST Architecture for Delay Faults in the Logic Cells of Symmetrical SRAM-Based FPGAs. J. Electron. Test. 22(2): 161-172 (2006)
2005
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/et/GirardHPR05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/GirardHPR05
Patrick Girard, Olivier Héron, Serge Pravossoudovitch, Michel Renovell:
Delay Fault Testing of Look-Up Tables in SRAM-Based FPGAs. J. Electron. Test. 21(1): 43-55 (2005)
2004
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/delta/GirardHPR04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/delta/GirardHPR04
Patrick Girard, Olivier Héron, Serge Pravossoudovitch, Michel Renovell:
High Quality TPG for Delay Faults in Look-Up Tables of FPGAs. DELTA 2004: 83-88
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/ets/GirardHPR04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ets/GirardHPR04
Patrick Girard, Olivier Héron, Serge Pravossoudovitch, Michel Renovell:
Manufacturing-oriented testing of delay faults in the logic architecture of symmetrical FPGAs. ETS 2004: 52-57
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/iolts/GirardHPR04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iolts/GirardHPR04
Patrick Girard, Olivier Héron, Serge Pravossoudovitch, Michel Renovell:
BIST of Delay Faults in the Logic Architecture of Symmetrical FPGAs. IOLTS 2004: 187-192
2003
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/ets/GirardHPR03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ets/GirardHPR03
Patrick Girard, Olivier Héron, Serge Pravossoudovitch, Michel Renovell:
Requirements for delay testing of look-up tables in SRAM-based FPGAs. ETW 2003: 147-152
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/iolts/GirardHPR03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iolts/GirardHPR03
Patrick Girard, Olivier Héron, Serge Pravossoudovitch, Michel Renovell:
Defect Analysis for Delay-Fault BIST in FPGAs. IOLTS 2003: 124-128

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.