![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
International Journal of Reconfigurable Computing, Volume 2016
Volume 2016, 2016
- Gaurav Purohit
, Kota Solomon Raju
, Vinod Kumar Chaubey:
XOR-FREE Implementation of Convolutional Encoder for Reconfigurable Hardware. 9128683:1-9128683:8 - Ahmed Al-Wattar
, Shawki Areibi
, Gary William Grewal:
An Efficient Evolutionary Task Scheduling/Binding Framework for Reconfigurable Systems. 9012909:1-9012909:24 - Valery Sklyarov, Iouliia Skliarova
, João Paulo Sá da Silva:
On-Chip Reconfigurable Hardware Accelerators for Popcount Computations. 8972065:1-8972065:11 - Amit Kulkarni, Dirk Stroobandt:
How to Efficiently Reconfigure Tunable Lookup Tables for Dynamic Circuit Specialization. 5340318:1-5340318:12 - Anatolij Sergiyenko
, Anastasia Serhienko
:
Modules for Pipelined Mixed Radix FFT Processors. 3561317:1-3561317:7 - Jia Wei Tang, Nasir Shaikh-Husin, Usman Ullah Sheikh
, Muhammad Nadzir Marsono
:
FPGA-Based Real-Time Moving Target Detection System for Unmanned Aerial Vehicle Application. 8457908:1-8457908:16 - Yee Hui Lee, Mohamed Khalil Hani, Muhammad Nadzir Marsono
:
An FPGA-Based Quantum Computing Emulation Framework Based on Serial-Parallel Architecture. 5718124:1-5718124:18 - Bo Peng, Tianqi Wang, Xi Jin, Chuanjun Wang:
An Accelerating Solution for N-Body MOND Simulation with FPGA-SoC. 4592780:1-4592780:10 - Khalid Javeed
, Xiaojun Wang
:
FPGA Based High Speed SPA Resistant Elliptic Curve Scalar Multiplier Architecture. 6371403:1-6371403:10 - Martin Kumm
, Peter Zipf
:
Comment on "High Efficiency Generalized Parallel Counters for Look-Up Table Based FPGAs". 3015403:1-3015403:3 - Chandrajit Pal
, Avik Kotal, Asit Samanta, Amlan Chakrabarti
, Ranjan Ghosh:
An Efficient FPGA Implementation of Optimized Anisotropic Diffusion Filtering of Images. 3020473:1-3020473:17 - Marcel Eckert
, Dominik Meyer, Jan Haase
, Bernd Klauer:
Operating System Concepts for Reconfigurable Computing: Review and Survey. 2478907:1-2478907:11
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.