default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDFuture Generation Computer Systems, Volume 53
Volume 53, December 2015
- Boris Teabe, Alain Tchana
, Daniel Hagimont:
Enforcing CPU allocation in a heterogeneous IaaS. 1-12 - Ruben Van den Bossche, Kurt Vanmechelen, Jan Broeckhove:
IaaS reserved contract procurement optimisation with load prediction. 13-24 - Anthony Simonet, Gilles Fedak, Matei Ripeanu:
Active Data: A programming model to manage data life cycle across heterogeneous systems and infrastructures. 25-42 - Ching-Hsien Hsu, Kenn Slagter, Yeh-Ching Chung:
Locality and loading aware virtual machine mapping techniques for optimizing communications in MapReduce applications. 43-54 - Cosmin Dumitru, Paola Grosso, Cees de Laat:
A user-centric execution environment for CineGrid workloads. 55-62 - Hendrik Moens, Bart Dhoedt, Filip De Turck:
Allocating resources for customizable multi-tenant applications in clouds using dynamic feature placement. 63-76 - Katarzyna Rycerz, Marian Bubak, Eryk Ciepiela, Daniel Harezlak, Tomasz Gubala, Jan Meizner, Maciej Pawlik, Bartosz Wilk:
Composing, execution and sharing of multiscale applications. 77-87
- Stefan Wesner, Lutz Schubert, Rosa M. Badia, Antonio Rubio, Pier Stanislao Paolucci, Roberto Giorgi:
Special Section on Terascale Computing. 88-89 - Roberto Ammendola, Andrea Biagioni, Ottorino Frezza, Francesca Lo Cicero, Alessandro Lonardo, Pier Stanislao Paolucci, Davide Rossetti, Francesco Simula, Laura Tosoratto, Piero Vicini:
A hierarchical watchdog mechanism for systemic fault awareness on distributed systems. 90-99 - Roberto Giorgi, Alberto Scionti:
A scalable thread scheduling co-processor based on data-flow principles. 100-108 - Roberto Ammendola, Andrea Biagioni, Ottorino Frezza, Werner Geurts, Gert Goossens, Francesca Lo Cicero, Alessandro Lonardo, Pier Stanislao Paolucci, Davide Rossetti, Francesco Simula, Laura Tosoratto, Piero Vicini:
ASIP acceleration for virtual-to-physical address translation on RDMA-enabled FPGA-based network interfaces. 109-118 - Javad Zarrin, Rui L. Aguiar, João Paulo Barraca:
Dynamic, scalable and flexible resource discovery for large-dimension many-core systems. 119-129 - Fahimeh Yazdanpanah, Carlos Álvarez, Daniel Jiménez-González, Rosa M. Badia, Mateo Valero:
Picos: A hardware runtime architecture support for OmpSs. 130-139
- Diego Muñoz, Raymundo Cornejo, Francisco J. Gutierrez, Jesús Favela, Sergio F. Ochoa, Monica Tentori:
A social cloud-based tool to deal with time and media mismatch of intergenerational family communication. 140-151 - Alvaro Graves:
Techniques to reduce cluttering of RDF visualizations. 152-156
- Haolong Fan, Farookh Khadeer Hussain, Muhammad Younas, Omar Khadeer Hussain:
An integrated personalization framework for SaaS-based cloud services. 157-173
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-10-31 22:04 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
