ISPD 2009: San Diego, California, USA

Global layout planning

Physical synthesis and circuit optimization

Nanotechnology: CMOS and beyond

Analog design: tools and methodologies

Layout optimization for FPGAs and regular fabrics

Manufacturability and yield enhancement

Clocking and the ISPD'09 clock synthesis contest

Advances in routing

Post-si prediction and debug

a service of Schloss Dagstuhl - Leibniz Center for Informatics