default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDCODES 1998: Seattle, Washington, USA
- Gaetano Borriello, Ahmed Amine Jerraya, Luciano Lavagno:
Proceedings of the Sixth International Workshop on Hardware/Software Codesign, CODES 1998, Seattle, Washington, USA, March 15-18, 1998. IEEE Computer Society 1998, ISBN 0-8186-8442-9 - Pai H. Chou, Gaetano Borriello:
An analysis-based approach to composition of distributed embedded systems. 3-7 - Dirk Ziegenbein, Rolf Ernst, Kai Richter, Jürgen Teich, Lothar Thiele:
Combining multiple models of computation for scheduling and allocation. 9-13 - Claudio Passerone, Roberto Passerone, Claudio Sansoè, Jonathan Martin, Alberto L. Sangiovanni-Vincentelli, Rick McGeer:
Modeling reactive systems in Java. 15-19 - Jörg Henkel, Yanbing Li:
Energy-conscious HW/SW-partitioning of embedded systems: a case study on an MPEG-2 encoder. 23-27 - Thomas Hollstein, Jürgen Becker, Andreas Kirschbaum, Manfred Glesner:
HiPART: a new hierarchical semi-interactive HW-/SW partitioning approach with fast debugging for real-time embedded systems. 29-33 - Franz Fischer, Annette Muth, Georg Färber:
Towards interprocess communication and interface synthesis for a heterogeneous real-time rapid prototyping environment. 35-39 - Michael Eisenring, Jürgen Teich:
Domain-specific interface generation from dataflow specifications. 43-47 - Guy Gogniat
, Michel Auguin, Luc Bianco, Alain Pegatoquet:
Communication synthesis and HW/SW integration for embedded system design. 49-53 - Peter Voigt Knudsen, Jan Madsen:
Communication estimation for hardware/software codesign. 55-59 - Jie Liu, Marcello Lajolo, Alberto L. Sangiovanni-Vincentelli:
Software timing analysis using HW/SW cosimulation and instruction set simulator. 65-69 - Sungjoo Yoo, Kiyoung Choi:
Optimistic distributed timed cosimulation based on thread simulation model. 71-75 - Giuseppe Del Castillo, Wolfram Hardt:
Fast dynamic analysis of complex HW/SW-systems based on abstract state machine models. 77-81 - Luc Bianco, Michel Auguin, Guy Gogniat, Alain Pegatoquet:
A path analysis based partitioning for time constrained embedded systems. 85-89 - Frank Slomka, Jürgen Zant, Lennard Lambert:
Schedulability analysis of heterogeneous systems for performance message sequence chart. 91-95 - Robert P. Dick, David L. Rhodes, Wayne H. Wolf:
TGFF: task graphs for free. 97-101 - Josef Fleischmann, Klaus Buchenrieder, Rainer Kress:
A hardware/software prototyping environment for dynamically reconfigurable embedded systems. 105-109 - Jean-Marc Daveau, Gilberto Fernandes Marchioro, Ahmed Amine Jerraya:
Hardware/software co-design of an ATM network interface card: a case study. 111-115 - Marcello Lajolo, Anand Raghunathan, Sujit Dey, Luciano Lavagno, Alberto L. Sangiovanni-Vincentelli:
A case study on modeling shared memory access effects during performance analysis of HW/SW systems. 117-121 - Bart Kienhuis, Ed F. Deprettere, Kees A. Vissers, Pieter van der Wolf:
The construction of a retargetable simulator for an architecture template. 125-129 - Jian Li, Rajesh K. Gupta:
HDL code restructuring using timed decision tables. 131-135 - Karam S. Chatha, Ranga Vemuri:
RECOD: a retiming heuristic to optimize resource and memory utilization in HW/SW codesigns. 139-143 - Peter Grun, Florin Balasa, Nikil D. Dutt:
Memory size estimation for multimedia applications. 145-149
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-23 00:48 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
