default search action
Search dblp
Full-text search
- > Home
Please enter a search query
- case-insensitive prefix search: default
e.g., sig matches "SIGIR" as well as "signal" - exact word search: append dollar sign ($) to word
e.g., graph$ matches "graph", but not "graphics" - boolean and: separate words by space
e.g., codd model - boolean or: connect words by pipe symbol (|)
e.g., graph|network
Update May 7, 2017: Please note that we had to disable the phrase search operator (.) and the boolean not operator (-) due to technical problems. For the time being, phrase search queries will yield regular prefix search result, and search terms preceded by a minus will be interpreted as regular (positive) search terms.
Author search results
no matches
Venue search results
no matches
Refine list
refine by author
- no options
- temporarily not available
refine by venue
- no options
- temporarily not available
refine by type
- no options
- temporarily not available
refine by access
- no options
- temporarily not available
refine by year
- no options
- temporarily not available
Publication search results
found 276 matches
- 2024
- Tsun-Kuang Chi, Tsung-Yi Chen, Yu-Chen Lin, Ting-Lan Lin, Jun-Ting Zhang, Cheng-Lin Lu, Shih-Lun Chen, Kuo-Chen Li, Patricia Angela R. Abu:
An Edge Computing System with AMD Xilinx FPGA AI Customer Platform for Advanced Driver Assistance System. Sensors 24(10): 3098 (2024) - Bharadwaj Madabhushi, Sandip Kundu, Daniel E. Holcomb:
Memory Scraping Attack on Xilinx FPGAs: Private Data Extraction from Terminated Processes. DATE 2024: 1-6 - Xinren Qi, Yonggang Wang:
Design of A High Performance Time-to-Digital Converter with Zero Dead Time on Xilinx FPGA. I2MTC 2024: 1-6 - Bharadwaj Madabhushi, Sandip Kundu, Daniel E. Holcomb:
Memory Scraping Attack on Xilinx FPGAs: Private Data Extraction from Terminated Processes. CoRR abs/2405.13927 (2024) - 2023
- Ihsan Çiçek, Ahmad Alkhas:
A new read-write collision-based SRAM PUF implemented on Xilinx FPGAs. J. Cryptogr. Eng. 13(1): 19-36 (2023) - Wafa Gtifa, Anis Sakly:
Integrating Xilinx FPGA and intelligent techniques for improved precision in 3D brain tumor segmentation in medical imaging. J. Real Time Image Process. 20(6): 115 (2023) - Muhammad Awais, Ali Zahir, Syed Ayaz Ali Shah, Pedro Reviriego, Anees Ullah, Nasim Ullah, Adam Khan, Hazrat Ali:
Toward Optimal Softcore Carry-aware Approximate Multipliers on Xilinx FPGAs. ACM Trans. Embed. Comput. Syst. 22(4): 76:1-76:19 (2023) - Eunchae Lee, Soyeon Choi, Jiho Park, Sungkyun Shin, Hoyoung Yoo:
Practical Analysis of Xilinx FPGAs' Bitstream Encryption. ICEIC 2023: 1-3 - Baoze Zhao, Wenjin Huang, Yihua Huang:
A Novel Hardware Accelerator of NeRF Based on Xilinx UltraScale and UltraScale+ FPGA. FPL 2023: 197-203 - Gregory Morse, Tamás Kozsik, Peter Rakyta:
Minimal Path Delay Leading Zero Counters on Xilinx FPGAs. ICCS (3) 2023: 626-640 - Yulihade D. Damanik, Ronaldo I. P. Siregar, Sella V. Simangunsong, Good Fried Panggabean:
Implementation of Ground-Based SAR Echo Generator on Xilinx Artix-7 FPGA. ICT 2023: 1-6 - 2022
- Yangpingqing Hu, Yuqiu Jiang, Weizhong Wang:
Compact PUF Design With Systematic Biases Mitigation on Xilinx FPGAs. IEEE Access 10: 22288-22300 (2022) - Gyeongcheol Shin, Junsoo Kim, Joo-Young Kim:
OpenMDS: An Open-Source Shell Generation Framework for High-Performance Design on Xilinx Multi-Die FPGAs. IEEE Comput. Archit. Lett. 21(2): 101-104 (2022) - Ali Zahir, Anees Ullah, Pedro Reviriego, Syed Riaz Ul Hassnain:
Efficient Leading Zero Count (LZC) Implementations for Xilinx FPGAs. IEEE Embed. Syst. Lett. 14(1): 35-38 (2022) - Marius Meyer, Tobias Kenter, Christian Plessl:
In-depth FPGA accelerator performance evaluation with single node benchmarks from the HPC challenge benchmark suite for Intel and Xilinx FPGAs using OpenCL. J. Parallel Distributed Comput. 160: 79-89 (2022) - Zeyu Li, Zhao Huang, Quan Wang, Junjie Wang, Nan Luo:
Implementation of Aging Mechanism Analysis and Prediction for XILINX 7-Series FPGAs with a 28-nm Process. Sensors 22(12): 4439 (2022) - Luis Alberto Aranda, Oscar Ruano, Francisco Garcia-Herrero, Juan Antonio Maestro:
ACME-2: Improving the Extraction of Essential Bits in Xilinx SRAM-Based FPGAs. IEEE Trans. Circuits Syst. II Express Briefs 69(3): 1577-1581 (2022) - Yu Wang, Wujun Xie, Haochang Chen, David Day-Uei Li:
Multichannel Time-to-Digital Converters With Automatic Calibration in Xilinx Zynq-7000 FPGA Devices. IEEE Trans. Ind. Electron. 69(9): 9634-9643 (2022) - Hossein Omidian, Eddie Hung, Dinesh Gaitonde:
100% Visibility at MHz Speed: Efficient Soft Scan-Chain Insertion on AMD/Xilinx FPGAs. ARC 2022: 1-16 - Mark Klaisoongnoen, Nick Brown, Oliver Thomson Brown:
Fast and energy-efficient derivatives risk analysis: Streaming option Greeks on Xilinx and Intel FPGAs. H2RC@SC 2022: 18-27 - Dongchan Lee, Sanghyun Lee, Mannhee Cho, Hyung-Min Lee, Youngmin Kim:
Data extraction from flash memory and reverse engineering using Xilinx 7 series FPGA boards. ISOCC 2022: 330-331 - Husam Kareem, Dmitriy Dunaev:
Xilinx FPGA-based Ring Oscillator PUFs: Design Challenges and Solutions. MECO 2022: 1-5 - Yangpingqing Hu:
Compact PUF Design with Systematic Biases Mitigation on Xilinx FPGAs. IEEE DataPort, 2022 - (Withdrawn) Fast and energy-efficient derivatives risk analysis: Streaming option Greeks on Xilinx and Intel FPGAs. CoRR abs/2212.13977 (2022)
- 2021
- Luis Alberto Aranda, Oscar Ruano, Francisco Garcia-Herrero, Juan Antonio Maestro:
Reliability Analysis of ASIC Designs With Xilinx SRAM-Based FPGAs. IEEE Access 9: 140676-140685 (2021) - Naoki Fujieda, Sogo Takashima:
An MMCM-based high-speed true random number generator for Xilinx FPGA. Int. J. Netw. Comput. 11(2): 154-171 (2021) - Chongyan Gu, Chip-Hong Chang, Weiqiang Liu, Neil Hanley, Jack Miskelly, Máire O'Neill:
A large-scale comprehensive evaluation of single-slice ring oscillator and PicoPUF bit cells on 28-nm Xilinx FPGAs. J. Cryptogr. Eng. 11(3): 227-238 (2021) - Mohamed Gafsi, Nessrine Abbassi, Mohamed Ali Hajjaji, Jihene Malek, Abdellatif Mtibaa:
Xilinx Zynq FPGA for Hardware Implementation of a Chaos-Based Cryptosystem for Real-Time Image Protection. J. Circuits Syst. Comput. 30(11): 2150204:1-2150204:26 (2021) - Nick Brown:
Accelerating advection for atmospheric modelling on Xilinx and Intel FPGAs. CLUSTER 2021: 767-774 - Morten B. Petersen, Stefan Nikolic, Mirjana Stojilovic:
NetCracker: A Peek into the Routing Architecture of Xilinx 7-Series FPGAs. FPGA 2021: 11-22
skipping 246 more matches
loading more results
failed to load more results, please try again later
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from , , and to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
retrieved on 2024-09-22 18:55 CEST from data curated by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint