![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record journals/tcad/RomaszkanLG22
@article{DBLP:journals/tcad/RomaszkanLG22, author = {Wojciech Romaszkan and Tianmu Li and Puneet Gupta}, title = {{SASCHA} - Sparsity-Aware Stochastic Computing Hardware Architecture for Neural Network Acceleration}, journal = {{IEEE} Trans. Comput. Aided Des. Integr. Circuits Syst.}, volume = {41}, number = {11}, pages = {4169--4180}, year = {2022}, url = {https://doi.org/10.1109/TCAD.2022.3197503}, doi = {10.1109/TCAD.2022.3197503}, timestamp = {Mon, 26 Jun 2023 20:56:57 +0200}, biburl = {https://dblp.org/rec/journals/tcad/RomaszkanLG22.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.