"SASCHA - Sparsity-Aware Stochastic Computing Hardware Architecture for ..."

Wojciech Romaszkan, Tianmu Li, Puneet Gupta (2022)

> Home

Details and statistics

DOI: 10.1109/TCAD.2022.3197503

access: closed

type: Journal Article

metadata version: 2023-06-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/RomaszkanLG22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/RomaszkanLG22
Wojciech Romaszkan, Tianmu Li, Puneet Gupta:
SASCHA - Sparsity-Aware Stochastic Computing Hardware Architecture for Neural Network Acceleration. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(11): 4169-4180 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.