BibTeX record journals/jssc/GerosaAACDKNNPR97

• > Home > journals/jssc/GerosaAACDKNNPR97

@article{DBLP:journals/jssc/GerosaAACDKNNPR97,
  author       = {Gianfranco Gerosa and
                  Mike Alexander and
                  Jose Alvarez and
                  Cody Croxton and
                  Michael D'Addeo and
                  A. Richard Kennedy and
                  Carmine Nicoletta and
                  James P. Nissen and
                  Ross Philip and
                  Paul Reed and
                  Hector Sanchez and
                  Scott A. Taylor and
                  Brad Burgess},
  title        = {A 250-MHz 5-W PowerPC microprocessor with on-chip {L2} cache controller},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {32},
  number       = {11},
  pages        = {1635--1649},
  year         = {1997},
  url          = {https://doi.org/10.1109/4.641684},
  doi          = {10.1109/4.641684},
  timestamp    = {Thu, 07 Jul 2022 08:51:59 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/GerosaAACDKNNPR97.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}