BibTeX record conf/vlsit/DuTLX0QW23

• > Home > conf/vlsit/DuTLX0QW23

@inproceedings{DBLP:conf/vlsit/DuTLX0QW23,
  author       = {Yiwei Du and
                  Jianshi Tang and
                  Yijun Li and
                  Yue Xi and
                  Bin Gao and
                  He Qian and
                  Huaqiang Wu},
  title        = {Monolithic 3D Integration of FeFET, Hybrid {CMOS} Logic and Analog
                  {RRAM} Array for Energy-Efficient Reconfigurable Computing-In-Memory
                  Architecture},
  booktitle    = {2023 {IEEE} Symposium on {VLSI} Technology and Circuits {(VLSI} Technology
                  and Circuits), Kyoto, Japan, June 11-16, 2023},
  pages        = {1--2},
  publisher    = {{IEEE}},
  year         = {2023},
  url          = {https://doi.org/10.23919/VLSITechnologyandCir57934.2023.10185221},
  doi          = {10.23919/VLSITECHNOLOGYANDCIR57934.2023.10185221},
  timestamp    = {Fri, 28 Jul 2023 11:11:24 +0200},
  biburl       = {https://dblp.org/rec/conf/vlsit/DuTLX0QW23.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}