BibTeX record conf/vlsit/AkkayaCLWC22

• > Home > conf/vlsit/AkkayaCLWC22

@inproceedings{DBLP:conf/vlsit/AkkayaCLWC22,
  author       = {Nail Etkin Can Akkaya and
                  Gary Chan and
                  Hung{-}Jen Liao and
                  Yih Wang and
                  Jonathan Chang},
  title        = {A 135.6Tbps/W 2R2W {SRAM} with 12T Logic Bit-cell with Vmin Down to
                  335mV Targeted for Machine-Learning Applications in 6nm FinFET {CMOS}
                  Technology},
  booktitle    = {{IEEE} Symposium on {VLSI} Technology and Circuits {(VLSI} Technology
                  and Circuits 2022), Honolulu, HI, USA, June 12-17, 2022},
  pages        = {110--111},
  publisher    = {{IEEE}},
  year         = {2022},
  url          = {https://doi.org/10.1109/VLSITechnologyandCir46769.2022.9830214},
  doi          = {10.1109/VLSITECHNOLOGYANDCIR46769.2022.9830214},
  timestamp    = {Tue, 07 May 2024 20:11:30 +0200},
  biburl       = {https://dblp.org/rec/conf/vlsit/AkkayaCLWC22.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}