BibTeX record conf/vlsid/SureshCH00

download as .bib file

@inproceedings{DBLP:conf/vlsid/SureshCH00,
  author       = {B. Suresh and
                  Biswadeep Chaterjee and
                  R. Harinath},
  title        = {Synthesizable RAM-Alternative to Low Configuration Compiler Memory
                  for Die Area Reduction},
  booktitle    = {13th International Conference on {VLSI} Design {(VLSI} Design 2000),
                  4-7 January 2000, Calcutta, India},
  pages        = {512--517},
  publisher    = {{IEEE} Computer Society},
  year         = {2000},
  url          = {https://doi.org/10.1109/ICVD.2000.812659},
  doi          = {10.1109/ICVD.2000.812659},
  timestamp    = {Fri, 24 Mar 2023 00:04:00 +0100},
  biburl       = {https://dblp.org/rec/conf/vlsid/SureshCH00.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.