BibTeX record conf/vlsi/AghighiTT20a

download as .bib file

@inproceedings{DBLP:conf/vlsi/AghighiTT20a,
  author       = {Amin Aghighi and
                  Armin Tajalli and
                  Mohammad Taherzadeh{-}Sani},
  title        = {A Low-Power 10 to 15 Gb/s Common-Gate {CTLE} Based on Optimized Active
                  Inductors},
  booktitle    = {28th {IFIP/IEEE} International Conference on Very Large Scale Integration,
                  {VLSI-SOC} 2020, Salt Lake City, UT, USA, October 5-7, 2020},
  pages        = {171--175},
  publisher    = {{IEEE}},
  year         = {2020},
  url          = {https://doi.org/10.1109/VLSI-SOC46417.2020.9344076},
  doi          = {10.1109/VLSI-SOC46417.2020.9344076},
  timestamp    = {Wed, 17 Feb 2021 12:17:59 +0100},
  biburl       = {https://dblp.org/rec/conf/vlsi/AghighiTT20a.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.