"A Low-Power 10 to 15 Gb/s Common-Gate CTLE Based on Optimized Active ..."

Amin Aghighi, Armin Tajalli, Mohammad Taherzadeh-Sani (2020)

> Home

Details and statistics

DOI: 10.1109/VLSI-SOC46417.2020.9344076

access: closed

type: Conference or Workshop Paper

metadata version: 2021-02-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/AghighiTT20a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/AghighiTT20a
Amin Aghighi, Armin Tajalli, Mohammad Taherzadeh-Sani:
A Low-Power 10 to 15 Gb/s Common-Gate CTLE Based on Optimized Active Inductors. VLSI-SOC 2020: 171-175

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.