BibTeX record conf/patmos/GhissoniMRM09

• > Home > conf/patmos/GhissoniMRM09

@inproceedings{DBLP:conf/patmos/GhissoniMRM09,
  author       = {Sidinei Ghissoni and
                  Jo{\~{a}}o Baptista dos Santos Martins and
                  Ricardo Augusto da Luz Reis and
                  Jos{\'{e}} C. Monteiro},
  editor       = {Jos{\'{e}} Monteiro and
                  Rene van Leuken},
  title        = {Analysis of Power Consumption Using a New Methodology for the Capacitance
                  Modeling of Complex Logic Gates},
  booktitle    = {Integrated Circuit and System Design. Power and Timing Modeling, Optimization
                  and Simulation, 19th International Workshop, {PATMOS} 2009, Delft,
                  The Netherlands, September 9-11, 2009, Revised Selected Papers},
  series       = {Lecture Notes in Computer Science},
  volume       = {5953},
  pages        = {297--306},
  publisher    = {Springer},
  year         = {2009},
  url          = {https://doi.org/10.1007/978-3-642-11802-9\_34},
  doi          = {10.1007/978-3-642-11802-9\_34},
  timestamp    = {Wed, 08 Feb 2023 22:11:00 +0100},
  biburl       = {https://dblp.org/rec/conf/patmos/GhissoniMRM09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}