"Analysis of Power Consumption Using a New Methodology for the Capacitance ..."

Sidinei Ghissoni et al. (2009)

> Home

Details and statistics

DOI: 10.1007/978-3-642-11802-9_34

access: closed

type: Conference or Workshop Paper

metadata version: 2023-02-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/patmos/GhissoniMRM09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/patmos/GhissoniMRM09
Sidinei Ghissoni, João Baptista dos Santos Martins, Ricardo Augusto da Luz Reis, José C. Monteiro:
Analysis of Power Consumption Using a New Methodology for the Capacitance Modeling of Complex Logic Gates. PATMOS 2009: 297-306

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.