BibTeX record conf/isscc/RamachandranA18

download as .bib file

@inproceedings{DBLP:conf/isscc/RamachandranA18,
  author       = {Ashwin Ramachandran and
                  Tejasvi Anand},
  title        = {A 0.5-to-0.9V, 3-to-16Gb/s, 1.6-to-3.1pJ/b wireline transceiver equalizing
                  27dB loss at 10Gb/s with clock-domain encoding using integrated pulse-width
                  modulation (iPWM) in 65nm {CMOS}},
  booktitle    = {2018 {IEEE} International Solid-State Circuits Conference, {ISSCC}
                  2018, San Francisco, CA, USA, February 11-15, 2018},
  pages        = {268--270},
  publisher    = {{IEEE}},
  year         = {2018},
  url          = {https://doi.org/10.1109/ISSCC.2018.8310287},
  doi          = {10.1109/ISSCC.2018.8310287},
  timestamp    = {Wed, 16 Oct 2019 14:14:55 +0200},
  biburl       = {https://dblp.org/rec/conf/isscc/RamachandranA18.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.