BibTeX record conf/isscc/DuTCLCLCY23

• > Home > conf/isscc/DuTCLCLCY23

@inproceedings{DBLP:conf/isscc/DuTCLCLCY23,
  author       = {Cheng{-}Yan Du and
                  Chieh{-}Fu Tsai and
                  Wen{-}Ching Chen and
                  Liang{-}Yi Lin and
                  Nian{-}Shyang Chang and
                  Chun{-}Pin Lin and
                  Chi{-}Shi Chen and
                  Chia{-}Hsiang Yang},
  title        = {A 28nm 11.2TOPS/W Hardware-Utilization-Aware Neural-Network Accelerator
                  with Dynamic Dataflow},
  booktitle    = {{IEEE} International Solid- State Circuits Conference, {ISSCC} 2023,
                  San Francisco, CA, USA, February 19-23, 2023},
  pages        = {332--333},
  publisher    = {{IEEE}},
  year         = {2023},
  url          = {https://doi.org/10.1109/ISSCC42615.2023.10067774},
  doi          = {10.1109/ISSCC42615.2023.10067774},
  timestamp    = {Wed, 29 Mar 2023 15:53:39 +0200},
  biburl       = {https://dblp.org/rec/conf/isscc/DuTCLCLCY23.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}