"A 28nm 11.2TOPS/W Hardware-Utilization-Aware Neural-Network Accelerator ..."

Cheng-Yan Du et al. (2023)

> Home

Details and statistics

DOI: 10.1109/ISSCC42615.2023.10067774

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/DuTCLCLCY23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/DuTCLCLCY23
Cheng-Yan Du, Chieh-Fu Tsai, Wen-Ching Chen, Liang-Yi Lin, Nian-Shyang Chang, Chun-Pin Lin, Chi-Shi Chen, Chia-Hsiang Yang:
A 28nm 11.2TOPS/W Hardware-Utilization-Aware Neural-Network Accelerator with Dynamic Dataflow. ISSCC 2023: 332-333

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.