BibTeX record conf/isocc/Venkataramanaiah20

download as .bib file

@inproceedings{DBLP:conf/isocc/Venkataramanaiah20,
  author       = {Shreyas K. Venkataramanaiah and
                  Shihui Yin and
                  Yu Cao and
                  Jae{-}Sun Seo},
  title        = {Deep Neural Network Training Accelerator Designs in {ASIC} and {FPGA}},
  booktitle    = {International SoC Design Conference, {ISOCC} 2020, Yeosu, South Korea,
                  October 21-24, 2020},
  pages        = {21--22},
  publisher    = {{IEEE}},
  year         = {2020},
  url          = {https://doi.org/10.1109/ISOCC50952.2020.9333063},
  doi          = {10.1109/ISOCC50952.2020.9333063},
  timestamp    = {Fri, 12 Feb 2021 12:26:44 +0100},
  biburl       = {https://dblp.org/rec/conf/isocc/Venkataramanaiah20.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.