dblp.uni-trier.dewww.uni-trier.de

DBLP Record 'conf/iscas/WuWSH01'

BibTeX

@inproceedings{DBLP:conf/iscas/WuWSH01,
  author    = {Chien-Hsing Wu and
               Chien-Ming Wu and
               Ming-Der Shieh and
               Yin-Tsung Hwang},
  title     = {Systolic VLSI realization of a novel iterative division
               algorithm over GF(2m): a high-speed, low-complexity design},
  booktitle = {ISCAS (4)},
  year      = {2001},
  pages     = {33-36},
  ee        = {http://doi.ieeecomputersociety.org/10.1109/ISCAS.2001.922162},
  crossref  = {DBLP:conf/iscas/2001},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}
@proceedings{DBLP:conf/iscas/2001,
  title     = {International Symposium on Circuits and Systems (ISCAS 2001),
               6-9 May 2001, Sydney, Australia},
  publisher = {IEEE},
  year      = {2001},
  isbn      = {0-7803-6685-9},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

Copyright © 2007-01-02 by Michael Ley (ley@uni-trier.de)