BibTeX record conf/iscas/LiuLL20

download as .bib file

@inproceedings{DBLP:conf/iscas/LiuLL20,
  author       = {Yu Liu and
                  Xuejiao Liu and
                  Luhong Liang},
  title        = {Optimize FPGA-Based Neural Network Accelerator with Bit-Shift Quantization},
  booktitle    = {{IEEE} International Symposium on Circuits and Systems, {ISCAS} 2020,
                  Sevilla, Spain, October 10-21, 2020},
  pages        = {1--5},
  publisher    = {{IEEE}},
  year         = {2020},
  url          = {https://doi.org/10.1109/ISCAS45731.2020.9180919},
  doi          = {10.1109/ISCAS45731.2020.9180919},
  timestamp    = {Fri, 11 Aug 2023 16:07:23 +0200},
  biburl       = {https://dblp.org/rec/conf/iscas/LiuLL20.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.